

HM511000 Series

1048576-word x 1-bit CMOS Dynamic Random Access Memory

The Hitachi HM511000 Series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511000 has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies. The HM511000, offers Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000 to be packaged in standard 18-pin plastic DIP, CERDIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES


- High Speed: Access Time 100/120ns (max.)
- Low Power: 300mW (active), 10mW (standby)
- High speed page mode capability
- 512 refresh cycles . . . (8ms)
- 3 variations of refresh: RAS only refresh
CAS before RAS refresh
Hidden refresh

■ ORDERING INFORMATION


Part No.	Access Time	Package
HM511000-10	100ns	300 mil 18 pin CERDIP
HM511000-12	120ns	300 mil 18 pin Plastic DIP
HM511000P-10	100ns	20 pin Plastic ZIP
HM511000P-12	120ns	20 pin Plastic SOJ
HM511000ZP-10	100ns	20 pin Plastic ZIP
HM511000ZP-12	120ns	20 pin Plastic SOJ
HM511000JP-10	100ns	20 pin Plastic ZIP
HM511000JP-12	120ns	20 pin Plastic SOJ

■ PIN ARRANGEMENT

- HM511000, HM511000P Series
- HM511000JP Series




(Top View)




(Top View)

HM511000 Series




(DG-18A)

HM511000P Series



(DP-18C)

HM511000ZP Series




(ZP-20)

HM511000JP Series



(CP-20D)

- HM511000ZP Series



(Bottom View)




■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} -1V to +7V
 Operating temperature, T_a (Ambient) 0 to +70°C
 Storage temperature (Plastic) -55 to +125°C
 Storage temperature (Cerdip) -65 to +150°C
 Power dissipation 1W
 Short circuit output current 50mA

$A_0 - A_9$	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
$A_0 - A_4$	Refresh Address Inputs

■ BLOCK DIAGRAM



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High voltage	V_{IH}	2.4	-	6.5	V	1
Input Low voltage	V_{IL}	-2.0	-	0.8	V	1

Note) 1. All voltages referenced to V_{SS}



■ DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ C$)

Parameter	Symbol	Test Condition	HM511000-10		HM511000-12		Unit	Note
			min.	max.	min.	max.		
Operating Current	I_{CC1}	\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = \text{min.}$	-	60	-	50	mA	1
Standby Current	I_{CC2}	\overline{RAS} , $\overline{CAS} = V_{IH}$ Dout = High-Z	TTL interface	-	2	-	2	mA
		\overline{RAS} , $\overline{CAS} \geq V_{CC}-0.2V$, Dout = High-Z	CMOS interface	-	1	-	1	
Refresh Current	I_{CC3}	\overline{RAS} only Refresh, $t_{RC} = \text{min.}$	-	50	-	40	mA	
Standby Current	I_{CC5}	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$ Dout Enable	-	5	-	5	mA	1
Refresh Current	I_{CC6}	\overline{CAS} before \overline{RAS} Refresh, $t_{RC} = \text{min.}$	-	50	-	40	mA	
Page Mode Supply Current	I_{CC7}	$\overline{RAS} = V_{IL}$, \overline{CAS} Cycling, $t_{PC} = \text{min.}$	-	50	-	45	mA	
Input Leakage	I_{L1}	$V_{in} = 0$ to $+7V$	-10	10	-10	10	μA	
Output Leakage	I_{LO}	$V_{out} = 0$ to $+7V$, Dout is disabled	-10	10	-10	10	μA	1
Output Levels	V_{OH}	$I_{out} = -5$ mA	2.4	V_{CC}	2.4	V_{CC}	V	
	V_{OL}	$I_{out} = 4.2$ mA	0	0.4	0	0.4	V	

Note) *1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max. is specified at the output open condition.

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $T_a = 25^\circ C$)

Parameter	Symbol	typ.	max.	Unit	Notes	
Input Capacitance	Address, Data-in	C_{I1}	-	5	pF	1
	Clocks	C_{I2}	-	7		1, 2
Output Capacitance	Data-out	C_o	-	7		

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CAS} = V_{IH}$ to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ C$)^{1), 10)}

Parameter	Symbol	HM511000-10		HM511000-12		Unit	Note
		min.	max.	min.	max.		
Access Time from \overline{RAS}	t_{RAC}	-	100	-	120	ns	2, 3
Access Time from \overline{CAS}	t_{CAC}	-	50	-	60	ns	3, 4
Output Buffer Turn-off Delay	t_{OFF}	-	25	-	30	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	ns	6
Random Read or Write Cycle Time	t_{RC}	190	-	220	-	ns	
\overline{RAS} Precharge Time	t_{RP}	80	-	90	-	ns	
\overline{RAS} Pulse Width	t_{RAS}	100	10000	120	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	50	10000	60	10000	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	25	50	25	60	ns	7
\overline{RAS} Hold Time	t_{RSH}	50	-	60	-	ns	
\overline{CAS} Hold Time	t_{CSH}	100	-	120	-	ns	

(to be continued)




Parameter	Symbol	HM511000-10		HM511000-12		Unit	Note
		min.	max.	min.	max.		
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	ns	
Write Command Setup Time	t_{WCS}	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	25	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	ns	
Write Command to RAS Lead Time	t_{RWL}	35	—	40	—	ns	
Write Command to CAS Lead Time	t_{CWL}	35	—	40	—	ns	
Data-in-Setup Time	t_{DS}	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	25	—	25	—	ns	9
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time referenced to CAS	t_{RCH}	0	—	0	—	ns	
Read Command Hold Time referenced to RAS	t_{RRH}	10	—	10	—	ns	
Refresh Period	t_{REF}	—	8	—	8	ms	
Read-Write Cycle Time	t_{RWC}	220	—	255	—	ns	
Read Modify Write Cycle Time	t_{RWS}	140	—	165	—	ns	
RAS to WE Delay	t_{RWD}	90	—	110	—	ns	8
CAS to WE Delay	t_{CWD}	40	—	50	—	ns	8
CAS Setup Time	t_{CSR}	10	—	10	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t_{CHR}	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	10	—	10	—	ns	
Page Mode Read or Write Cycle	t_{PC}	70	—	85	—	ns	
CAS Precharge Time, Page Cycle	t_{CP}	10	—	15	—	ns	
Page Mode Read Modify Write Cycle	t_{PCM}	100	—	120	—	ns	
Page Mode CAS Pulse Width (Read Modify Write Cycle)	t_{CRW}	80	—	95	—	ns	

Notes)


- AC measurements assume $t_T = 5\text{ns}$.
- Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
- $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100 μs is required after power-up. Then execute at least 8 initialization cycles.

■ TIMING WAVEFORMS

● Read Cycle




● Early Write Cycle



- Notes) 1. : Don't care
 2. $t_{WCS} \geq t_{WCS}(\text{min})$




● Write Cycle (Delayed Writes)



● Read-Modify-Write Cycle


Note) : Don't care



- Notes) 1. : Don't care
 2. $t_{RWD} \geq t_{RWD}(\text{min})$
 3. $t_{CWD} \geq t_{CWD}(\text{min})$




• **RAS Only Refresh Cycle**




Notes) 1. Refresh Address $A_0 \sim A_n$ ($AX_0 \sim AX_n$)
 2. //// : Don't care

• **Hidden Refresh Cycle**



Note) //// : Don't care


• **CAS Before RAS Refresh Cycle**



Note) //// : Don't care




• Page Mode Read Cycle




Note) : Don't care

• Page Mode Write Cycle



Note) : Don't care

• Page Mode Read Modify Write Cycle



Note) : Don't care

