SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

|                  |             | TYPICAL   |             |
|------------------|-------------|-----------|-------------|
|                  | AVERAGE     | MAXIMUM   | TYPICAL     |
| TYPE             | PROPAGATION | CLOCK     | POWER       |
|                  | DELAY       | FREQUENCY | DISSIPATION |
| <b>'190,'191</b> | 20 ns       | 25MHz     | 325mW       |
| 'LS190,'LS191    | 20 ns       | 25MHz     | 100mW       |


#### description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.











The outputs of the four master-slave flip-flops are triggered on a low-to-high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter count up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.


Series 54' and 54LS' are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74' and 74LS' are characterized for operation from 0 °C to 70 °C.



Copyright © 1988, Texas Instruments Incorporated

#### SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

#### logic symbols<sup>†</sup>




<sup>†</sup> These symbols are accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.



# SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988




Pin numbers shown are for D, J, and N packages.



## SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 – DECEMBER 1972 – REVISED MARCH 1988



Pin numbers shown are for D, J, and N packages.



## SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

#### '190, 'LS190 DECADE COUNTERS

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.





## SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

### '191, 'LS191 BINARY COUNTERS

#### pical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





## SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V <sub>CC</sub> (see Note 1)                  |
|---|
| Input voltage: SN54', SN74' Circuits                          |
| SN54LS', SN74LS' Circuits                                     |
| Operating free-air temperature range: SN54', SN54LS' Circuits |
| SN74', SN74LS' Circuits                                       |
| Storage temperature range                                     |

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

| ·····           |                    |  | SN54 | 190, SN | 154191 | SN74 | 190, SN | 74191 | UNIT |  |
|-----------------|--------------------|--|------|---------|--------|------|---------|-------|------|--|
|                 |                    |  | MIN  | NOM     | MAX    | MIN  | NOM     | MAX   |      |  |
| Vcc             | Supply voltage     |  | 4.5  | 5       | 5.5    | 4.75 | 5       | 5.25  | V    |  |
| ЮН              | High-level output  | current                                |      |         | 0.8    |      |         | - 0.8 | mA   |  |
| IOL             | Low-level output   | current                                |      |         | 16     |      |         | 16    | mA   |  |
| fclock          | Input clock frequ  | ency                                   | 0    |         | 20     | 0    |         | 20    | MHz  |  |
| tw(clock)       | Width of clock in  | put pulse                              | 25   |         |        | 25   |         |       | ns   |  |
| tw(load)        | Width of load inp  | ut pulse                               | 35   |         |        | 35   |         |       | ns   |  |
| +               | Setup time         | Data, high or low (See Figure 1 and 2) | 20   |         |        | 20   |         |       | ns   |  |
| t <sub>su</sub> |                    | Load inactive state                    | 20   |         |        | 20   |         |       | .13  |  |
| thold           | Data hold time     | Data hold time                         |      |         |        | 0    |         |       | ns   |  |
| TA              | Operating free-air | temperature                            | - 55 |         | 125    | 0    |         | 70    | °C   |  |

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                 | PARAMETER  | TEST CO  | NDITIONS <sup>†</sup>                                | SN54 | 190, SN | 54191 | SN74 | UNIT |      |    |
|-----------------|--|--|--|------|---------|-------|------|------|------|----|
|                 |  | 1251 CO  | NDITIONS.  | MIN  | TYP‡    | MAX   | MIN  | TYP‡ | MAX  |    |
| $v_{1H}$        | High-level input voltage                               | V <sub>CC</sub> = MIN                              |  | 2    |         |       | 2    |      |      | V, |
| VIL             | Low-level input voltage                                | V <sub>CC</sub> = MIN                              |  |      |         | 0.8   |      | -    | 0.8  | V  |
| VIK             | Input clamp voltage                                    | $V_{CC} = MIN,$                                    | l <sub>1</sub> = −12 mA                              |      |         | -1.5  |      |      | -1.5 | V  |
| Vон             | High-level output voltage                              | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = 0.8 V, | V <sub>IH</sub> = 2 V,<br>I <sub>OH</sub> = - 0.8 mA | 2.4  | 3.4     |       | 2.4  | 3.4  |      | v  |
| VOL             | Low-level output voltage                               | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = 0.8 V, |  |      | 0.2     | 0.4   |      | 0.2  | 0.4  | v  |
| ų               | High-level input current at<br>maximum input voltage   | V <sub>CC</sub> = MAX,                             | V <sub>1</sub> = 5.5 V                               |      |         | 1     |      |      | 1    | mA |
| IIН             | High-level input current<br>at any input except enable |  |  |      | -       | 40    |      |      | 40   | μA |
| Чн              | High-level input current<br>at enable input            | - V <sub>CC</sub> = MAX,                           | V <sub>1</sub> = 2.4 V                               |      |         | 120   |      |      | 120  | μΑ |
| ١٢٢             | Low-level input current<br>at any input except enable  |  | V 0.4.V  |      |         | -1.6  |      |      | -1.6 | mA |
| ۱ <sub>۱۲</sub> | Low-level input current<br>at enable input             | V <sub>CC</sub> = MAX,                             | v   - 0.4 v  |      | -       | -4.8  |      |      | -4.8 | mA |
| los             | Short-circuit output current§                          | V <sub>CC</sub> = MAX                              |  | -20  |         | -65   | -18  |      | -65  | mA |
| ICC             | Supply current   | V <sub>CC</sub> = MAX,                             | See Note 2   |      | 65      | 99    |      | 65   | 105  | mA |

<sup>†</sup>For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

ISTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

#### SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

| Di D | FROM            | то  |   |     |     |     |      |
|--|-----------------|---|---|-----|-----|-----|------|
| PARAMETER <sup>†</sup>                   | (INPUT)         | (OUTPUT)  | TEST CONDITIONS                                 | MIN | ТҮР | MAX | UNIT |
| f <sub>max</sub>                         |                 |   | 1   | 20  | 25  |     | MHz  |
| <sup>t</sup> PLH                         | Load            | 0 <sub>A</sub> , 0 <sub>B</sub> , 0 <sub>C</sub> , 0 <sub>D</sub> | 1   |     | 22  | 33  | ns   |
| <sup>t</sup> PHL                         |                 | α, αβ, ας, αβ   |   |     | 33  | 50  | 115  |
| <sup>t</sup> PLH                         | Data A, B, C, D | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> | 1   |     | 14  | 22  | ns   |
| tPHL                                     | CLK             | α <sub>A</sub> , α <sub>B</sub> , α <sub>C</sub> , α <sub>D</sub> | •   |     | 35  | 50  | )    |
| <sup>t</sup> PLH                         |                 | RCO   | C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, |     | 13  | 20  |      |
| <sup>t</sup> PHL                         |                 | RCO   | See Figures 1 and 3 thru 7                      |     | 16  | 24  | ns   |
| <sup>t</sup> PLH                         | CLK             | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |   |     | 16  | 24  | - ns |
| <sup>t</sup> PHL                         |                 |   |   |     | 24  | 36  |      |
| <sup>t</sup> PLH                         | CLK             | Max/Min   | ]   |     | 28  | 42  | ns   |
| <sup>t</sup> PHL                         | ULK             | Wax/With  |   |     | 37  | 52  | 115  |
| <sup>t</sup> PLH                         | D/U             | RCO   | ]   |     | 30  | 45  | ns   |
| <sup>t</sup> PHL                         | D/0             | ACO   |   |     | 30  | 45  | 113  |
| <sup>t</sup> PLH                         | D/Ū             | Max/Min   |   |     | 21  | 33  |      |
| <sup>t</sup> PHL                         | 0,0             |   |   |     | 22  | 33  | ns   |

 $f_{max} \equiv$  maximum clock frequency tpLH  $\equiv$  propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

#### schematics of inputs and outputs





## SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

#### recommended operating conditions

|                     |                                       |      | SN54LS190<br>SN54LS191 |       |      | SN74LS190<br>SN74LS191 |       |     |  |
|---------------------|---------------------------------------|------|------------------------|-------|------|------------------------|-------|-----|--|
|                     |                                       | MIN  | NOM                    | MAX   | MIN  | NOM                    | MAX   |     |  |
| Vcc                 | Supply voltage                        | 4.5  | 5                      | 5.5   | 4.75 | 5                      | 5.25  | V   |  |
| юн                  | High-level output current             |      |                        | - 0.4 |      |                        | - 0.4 | mA  |  |
| IOL                 | Low-level output current              |      |                        | 4     |      |                        | 8     | mA  |  |
| fclock              | Clock frequency                       | 0    |                        | 20    | 0    |                        | 20    | MHz |  |
| tw(clock)           | Width of clock input pulse            | 25   |                        |       | 25   |                        |       | ns  |  |
| tw(load)            | Width of load input pulse             | 35   |                        |       | 35   |                        |       | ns  |  |
| t <sub>su</sub>     | Data setup time (See Figures 1 and 2) | 20   |                        |       | 20   |                        |       | ns  |  |
| t <sub>su</sub>     | Load inactive state setup time        | 30   |                        |       | 30   |                        |       | ns  |  |
| t <sub>h</sub>      | Data hold time                        | 5    |                        |       | 5    |                        |       | ns  |  |
| t <sub>h</sub>      | Enable hold time                      | 0    |                        |       | 0    |                        |       | ns  |  |
| t <sub>enable</sub> | Count enable time (see Note 3)        | 40   |                        |       | 40   |                        |       | ns  |  |
| Тд                  | Operating free-air temperature        | - 55 |                        | 125   | 0    |                        | 70    | °C  |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                    |                                     |         | TEST CONDITIONS <sup>†</sup>             |   |                        | SN54LS190<br>SN54LS191 |      |      | SN74LS190<br>SN74LS191 |          |      | UNIT |
|------------------------------|-------------------------------------|---------|--|---|------------------------|------------------------|------|------|------------------------|----------|------|------|
|                              |                                     |         |  |   |                        | MIN                    | TYP‡ | MAX  | MIN                    | TYP‡     | MAX  |      |
| VIH                          | High-level input voltage            | je      |  |   |                        | 2                      |      |      | 2                      |          |      | V    |
| VIL                          | Low-level input voltag              | е       |  |   |                        |                        |      | 0.7  |                        |          | 0.8  | V    |
| VIK                          | Input clamp voltage                 |         | V <sub>CC</sub> = MIN,                   | V <sub>CC</sub> = MIN, I <sub>1</sub> = -18 mA    |                        |                        |      | -1.5 |                        |          | -1.5 | V    |
| VOH                          | High-level output volta             | age     | V <sub>CC</sub> = MIN,<br>VIL = VIL max, | V <sub>IH</sub> = 2 V,<br>I <sub>OH</sub> =400 μA |                        | 2.5                    | 3.4  |      | 2.7                    | 3.4      |      | v    |
| VOL Low-level output voltage |                                     | 200     | V <sub>CC</sub> = MIN,                   | V <sub>IH</sub> = 2 V,                            | 1 <sub>0L</sub> = 4 mA |                        | 0.25 | 0.4  |                        | 0.25     | 0.4  | v    |
| •UL                          |                                     | JGC     | VIL = VIL max                            |   | I <sub>OL</sub> = 8 mA |                        |      |      |                        | 0.35 0.5 |      | Ň    |
|                              | High-level input                    | Enable  |  |   |                        |                        |      | 0.3  |                        |          | 0.3  | -    |
| II.                          | current at maximum<br>input voltage | Others  | V <sub>CC</sub> = MAX,                   | $\vee_1 = 7 \vee$                                 |                        |                        |      | 0.1  |                        |          | 0.1  | mA   |
|                              | High-level                          | Enable  |  |   |                        |                        |      | 60   |                        |          | 60   |      |
| ιH                           | input current                       | Others  | V <sub>CC</sub> = MAX,                   | $V_1 = 2.7 V$                                     | V <sub>I</sub> = 2.7 V |                        |      | 20   |                        |          | 20   | μA   |
| 1                            | Low-level                           | Enable  |  | N = 0.4 M   | 1                      |                        |      | -1.2 | -                      |          | -1.2 |      |
| ЧL                           | input current                       | Others  | V <sub>CC</sub> = MAX,                   | V <sub>I</sub> = 0.4 V                            |                        |                        |      | -0.4 |                        |          | -0.4 | mA   |
| IOS                          | Short-circuit output c              | urrent§ | V <sub>CC</sub> = MAX,                   |   |                        | -20                    |      | -100 | -20                    |          | -100 | mA   |
| ICC                          | Supply current                      |         | V <sub>CC</sub> = MAX,                   | See Note 2  |                        |                        | 20   | 35   |                        | 20       | 35   | mA   |

<sup>†</sup>For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 2. ICC is measured with all inputs grounded and all outputs open.

3. Minimum count enable time is the interval immediately preceeding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.



## SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

| PARAMETER        | FROM                   | то  |   | 'LS |     |     |      |
|------------------|------------------------|---|---|-----|-----|-----|------|
| PARAIVIETER      | (INPUT)                | (OUTPUT)  | TEST CONDITIONS                                     | MIN | ТҮР | MAX | UNIT |
| fmax             |                        |   |   | 20  | 25  |     | MHa  |
| <sup>t</sup> PLH | Load                   | 0 <sub>A</sub> , 0 <sub>B</sub> , 0 <sub>C</sub> , 0 <sub>D</sub>   |   |     | 22  | 33  |      |
| <sup>t</sup> PHL | LUad                   | UA, UB, UC, UD  |   |     | 33  | 50  | ns   |
| <sup>t</sup> PLH | Data A, B, C, D<br>CLK | 0 <sub>A</sub> , 0 <sub>B</sub> , 0 <sub>C</sub> , 0 <sub>D</sub>   |   |     | 20  | 32  |      |
| <sup>t</sup> PHL |                        | α <u>Α</u> , α <u>Β</u> , α <u></u> |   |     | 27  | 40  | D ns |
| <sup>t</sup> PLH |                        | RCO   | $C_{L} = 15  \text{pF}, R_{L} = 2  \text{k}\Omega,$ |     | 13  | 20  |      |
| <sup>t</sup> PHL |                        | HCU   | See Figures 1 and 3 thru 7                          |     | 16  | 24  | ns   |
| <sup>t</sup> PLH | CLK                    | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub><br>Max/Min  |   |     | 16  | 24  |      |
| <sup>t</sup> PHL |                        |   |   |     | 24  | 36  | ns   |
| <sup>t</sup> PLH |                        |   |   |     | 28  | 42  | ns   |
| <sup>t</sup> PHL | CLK                    |   |   |     | 37  | 52  |      |
| <sup>t</sup> PLH | D/Ū                    |   |   |     | 30  | 45  |      |
| <sup>t</sup> PHL | 0/0                    | RCO   |   |     | 30  | 45  |      |
| <sup>t</sup> PLH | 5.E                    | Max/Min   | 1   |     | 21  | 33  |      |
| <sup>t</sup> PHL | 0/0                    | MdX/W00   |   |     | 22  | 33  | ns   |
| tPLH             |                        | <b>TTTTTTTTTTTTT</b>  |   |     | 21  | 33  |      |
| <sup>t</sup> PHL | CTEN                   | RCO   |   |     | 22  | 33  | - ns |

<sup>†</sup> f<sub>max</sub> ≡ maximum clock frequency tPLH ≡ propagation delay time, low-to-high-level output tPHL ≡ propagation delay time, high-to-low-level output

#### schematics of inputs and outputs








## SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 – DECEMBER 1972 – REVISED MARCH 1988



See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplication, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

#### FIGURE 3-GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES


NOTES: A.  ${\rm C}_{L}$  includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
  - C. The input pulses are supplied by generators having the following characteristics:  $Z_{out}$  = 50  $\Omega$ , duty cycle  $\leq$  50%, PRR  $\leq$  1 MHz.
  - D. Vref = 1.5 V for '190 and '191; 1.3 V for 'LS190 and 'LS191.



## SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988



PARAMETER MEASUREMENT INFORMATION (continued)

NOTE F: All data inputs are low.

FIGURE 5-ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN




## SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

ŝ

#### PARAMETER MEASUREMENT INFORMATION (continued)

switching characteristics (continued)



NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

FIGURE 7-CLOCK TO MAX/MIN



## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74LS191DR                 | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| SN74LS191NSR                | SO              | NS                 | 16 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |



www.ti.com

## PACKAGE MATERIALS INFORMATION

27-Jul-2021



\*All dimensions are nominal

| Device       | Package Type Package Drawing |    | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|------------------------------|----|------|------|-------------|------------|-------------|
| SN74LS191DR  | SOIC                         | D  | 16   | 2500 | 340.5       | 336.1      | 32.0        |
| SN74LS191NSR | SO                           | NS | 16   | 2000 | 367.0       | 367.0      | 38.0        |

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated